OpenCores
URL https://opencores.org/ocsvn/uart16550/uart16550/trunk

Subversion Repositories uart16550

[/] - Rev 66

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
66 rx push changed to be only one cycle wide. mohor 8244d 04h /
65 Warnings fixed (unused signals removed). mohor 8245d 09h /
64 Warnings cleared. mohor 8245d 09h /
63 Synplicity was having troubles with the comment. mohor 8245d 10h /
62 Bug that was entered in the last update fixed (rx state machine). mohor 8246d 08h /
61 overrun signal was moved to separate block because many sequential lsr
reads were preventing data from being written to rx fifo.
underrun signal was not used and was removed from the project.		 mohor 8247d 02h /
60 Things related to msr register changed. After THRE IRQ occurs, and one
character is written to the transmit fifo, the detection of the THRE bit in the
LSR is delayed for one character time.		 mohor 8247d 07h /
59 MSR register fixed. mohor 8250d 04h /
58 After reset modem status register MSR should be reset. mohor 8250d 07h /
57 timeout irq must be set regardless of the rda irq (rda irq does not reset the
timeout counter).		 mohor 8251d 07h /
56 thre irq should be cleared only when being source of interrupt. mohor 8251d 07h /
55 some synthesis bugs fixed gorban 8251d 19h /
54 LSR status bit 0 was not cleared correctly in case of reseting the FCR (rx fifo). mohor 8252d 08h /
53 Scratch register define added. mohor 8253d 08h /
52 Scratch register added gorban 8253d 21h /
51 Igor fixed break condition bugs gorban 8253d 21h /
50 Bug in LSR[0] is fixed.
All WISHBONE signals are now sampled, so another wait-state is introduced on all transfers.		 gorban 8258d 02h /
49 committed the debug interface file gorban 8259d 20h /
48 Updated specification documentation.
Added full 32-bit data bus interface, now as default.
Address is 5-bit wide in 32-bit data bus mode.
Added wb_sel_i input to the core. It's used in the 32-bit mode.
Added debug interface with two 32-bit read-only registers in 32-bit mode.
Bits 5 and 6 of LSR are now only cleared on TX FIFO write.
My small test bench is modified to work with 32-bit mode.		 gorban 8260d 19h /
47 Fixed: timeout and break didn't pay attention to current data format when counting time gorban 8265d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.