OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 60

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4846d 04h /
59 added WB RAM B3 with byte enable unneback 4847d 04h /
58 corrected EXT unit, rewrite of FF1, FL1 unneback 4863d 11h /
57 corrected EXT unit, rewrite of FF1, FL1 unneback 4863d 11h /
56 WB B4 RAM we fix unneback 4876d 04h /
55 added WB_B4RAM with byte enable unneback 4878d 10h /
54 added WB_B4RAM with byte enable unneback 4878d 10h /
53 added WB_B4RAM with byte enable unneback 4878d 10h /
52 added WB_B4RAM with byte enable unneback 4878d 10h /
51 added WB_B4RAM with byte enable unneback 4878d 11h /
50 added WB_B4RAM with byte enable unneback 4878d 11h /
49 added WB_B4RAM with byte enable unneback 4878d 11h /
48 wb updated unneback 4885d 05h /
47 added help program for LFSR counters unneback 4980d 08h /
46 updated parity unneback 4981d 10h /
45 updated timing in io models unneback 4983d 04h /
44 added target independet IO functionns unneback 4986d 04h /
43 added logic for parity generation and check unneback 4990d 07h /
42 updated mux_andor unneback 4994d 07h /
41 typo in registers.v unneback 4994d 08h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.