OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 60

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4743d 14h /
59 added WB RAM B3 with byte enable unneback 4744d 15h /
58 corrected EXT unit, rewrite of FF1, FL1 unneback 4760d 21h /
57 corrected EXT unit, rewrite of FF1, FL1 unneback 4760d 21h /
56 WB B4 RAM we fix unneback 4773d 14h /
55 added WB_B4RAM with byte enable unneback 4775d 21h /
54 added WB_B4RAM with byte enable unneback 4775d 21h /
53 added WB_B4RAM with byte enable unneback 4775d 21h /
52 added WB_B4RAM with byte enable unneback 4775d 21h /
51 added WB_B4RAM with byte enable unneback 4775d 21h /
50 added WB_B4RAM with byte enable unneback 4775d 21h /
49 added WB_B4RAM with byte enable unneback 4775d 21h /
48 wb updated unneback 4782d 15h /
47 added help program for LFSR counters unneback 4877d 18h /
46 updated parity unneback 4878d 20h /
45 updated timing in io models unneback 4880d 14h /
44 added target independet IO functionns unneback 4883d 14h /
43 added logic for parity generation and check unneback 4887d 17h /
42 updated mux_andor unneback 4891d 17h /
41 typo in registers.v unneback 4891d 18h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.