OpenCores
URL https://opencores.org/ocsvn/versatile_library/versatile_library/trunk

Subversion Repositories versatile_library

[/] - Rev 60

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 added wb b3 byte enable memory, added test in makefile through icarus, typo in latch fixed unneback 4739d 18h /
59 added WB RAM B3 with byte enable unneback 4740d 18h /
58 corrected EXT unit, rewrite of FF1, FL1 unneback 4757d 01h /
57 corrected EXT unit, rewrite of FF1, FL1 unneback 4757d 01h /
56 WB B4 RAM we fix unneback 4769d 17h /
55 added WB_B4RAM with byte enable unneback 4772d 00h /
54 added WB_B4RAM with byte enable unneback 4772d 00h /
53 added WB_B4RAM with byte enable unneback 4772d 00h /
52 added WB_B4RAM with byte enable unneback 4772d 00h /
51 added WB_B4RAM with byte enable unneback 4772d 00h /
50 added WB_B4RAM with byte enable unneback 4772d 01h /
49 added WB_B4RAM with byte enable unneback 4772d 01h /
48 wb updated unneback 4778d 19h /
47 added help program for LFSR counters unneback 4873d 22h /
46 updated parity unneback 4874d 23h /
45 updated timing in io models unneback 4876d 17h /
44 added target independet IO functionns unneback 4879d 17h /
43 added logic for parity generation and check unneback 4883d 20h /
42 updated mux_andor unneback 4887d 20h /
41 typo in registers.v unneback 4887d 22h /

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.