URL https://opencores.org/ocsvn/versatile_mem_ctrl/versatile_mem_ctrl/trunk

Subversion Repositories versatile_mem_ctrl

[/] - Rev 33

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
33	work for limited test case, no cke inhibit for fifo empty	unneback	5261d 02h	/
32	Updated the testbench to match the new wishbone interface.	mikaeljf	5264d 06h	/
31	Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts.	mikaeljf	5265d 23h	/
30	Added Xilinx primitive for dff_sr.v module, updated rtl-Makefile adn simulation scripts.	mikaeljf	5265d 23h	/
29	Adapted the test bench to the new wishbone interface.	mikaeljf	5269d 23h	/
28	Fixed typos and updated the rtl Makefile and Altera-Modelsim script. Modified the counter-excel file and added missing module 'dff_sr.v'.	mikaeljf	5270d 01h	/
27		unneback	5273d 16h	/
26	compiles OK, not simulated	unneback	5275d 15h	/
25		unneback	5275d 18h	/
24	Updated the memory controller according to recent update of Versatile_counter. Modified the rtl Makefile and added an excel file with counter definitions.	mikaeljf	5276d 05h	/
23	Removed redundant code.	mikaeljf	5283d 22h	/
22	Updated the Altera timing constraints file, also minor updates of defines file and Makefile.	mikaeljf	5285d 18h	/
21	Updated the Altera timing constraints file (.sdc).	mikaeljf	5289d 21h	/
20	Minor update of sdc-file.	mikaeljf	5291d 22h	/
19	Added do-file for Modelsim waveform viewer.	mikaeljf	5298d 03h	/
18	Updated the rtl/verilog Makefile and the bench Makefile.	mikaeljf	5299d 00h	/
17	Modified rtl Makefile and tb_defines.v	mikaeljf	5301d 23h	/
16	Added fizzim.pl	mikaeljf	5301d 23h	/
15	Added module 'dcm_pll.v' with Xilinx DCM and Altera altpll, also added module 'ddr_ff.v' with Xilinx IDDR/ODDR and Altera altddio_in/altddio_out. Added simple simulation script for Xilinx and Altera. Added simple synthesis script and SDC timing constraints for Altera.	mikaeljf	5303d 00h	/
14	Added external feedback of DDR SDRAM clock.	mikaeljf	5393d 02h	/

1 2 Next >

Show All

Browse

Tools

Subversion Repositories versatile_mem_ctrl

[/] - Rev 33

Filtering Options