URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [.] - Rev 145

Rev	Log message	Author	Age	Path
145	Arbitration bug fixed.	igorm	7254d 17h	/.
144	This commit was manufactured by cvs2svn to create tag 'rel_21'.		7401d 09h	/.
143	Bit acceptance_filter_mode was inverted.	igorm	7401d 09h	/.
142	This commit was manufactured by cvs2svn to create tag 'rel_20'.		7420d 07h	/.
141	Core improved to pass all tests with the Bosch VHDL Reference system.	igorm	7420d 07h	/.
140	I forgot to thange one signal name.	igorm	7475d 06h	/.
139	Signal bus_off_on added.	igorm	7475d 06h	/.
138	Header changed. Address latched to posedge. bus_off_on signal added.	mohor	7514d 09h	/.
137	Header changed.	mohor	7514d 09h	/.
136	Error counters changed.	mohor	7514d 09h	/.
135	Header changed.	mohor	7514d 09h	/.
134	Active high/low problem when Altera devices are used. Bug fixed by Rojhalat Ibrahim.	mohor	7622d 07h	/.
133	This commit was manufactured by cvs2svn to create tag 'rel_19'.		7628d 17h	/.
132	This commit was manufactured by cvs2svn to create tag 'asyst_3'.		7628d 17h	/.
131	This commit was manufactured by cvs2svn to create tag 'asyst_2'.		7628d 17h	/.
130	mbist signals updated according to newest convention	markom	7628d 17h	/.
129	Error counters changed.	mohor	7645d 02h	/.
128	This commit was manufactured by cvs2svn to create tag 'rel_18'.		7645d 03h	/.
127	Fixing the core to be Bosch VHDL Reference compatible.	mohor	7645d 03h	/.
126	Error counters fixed to be compatible with Bosch VHDL reference model. Small synchronization changes.	mohor	7645d 22h	/.