OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [.] - Rev 161

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 5572d 03h /.
160 New tests for testing the bus-off. igorm 6621d 09h /.
159 *** empty log message *** igorm 6909d 10h /.
158 Fixing overrun problems. igorm 6909d 12h /.
157 In "Extended mode" when dual filter was used and standard frame received,
upper nibble of the data was not filtered ok.		 igorm 7003d 09h /.
156 Wake-up interrupt was generated in some cases. igorm 7024d 07h /.
155 rd_info_pointer fixed (fifo_empty was used instead of info_empty). igorm 7032d 14h /.
154 irq is cleared after the release_buffer command. This bug was entered with
changes for the edge triggered interrupts.		 igorm 7132d 07h /.
153 Arbitration capture register changed. SW reset (setting the reset_mode bit)
doesn't work as HW reset.		 igorm 7140d 03h /.
152 Fixes for compatibility after the SW reset. igorm 7144d 10h /.
151 When CAN was reset by setting the reset_mode signal in mode register, it
was possible that CAN was blocked for a short period of time. Problem
occured very rarly.		 igorm 7147d 04h /.
150 This commit was manufactured by cvs2svn to create tag 'rel_24'. 7166d 04h /.
149 Fixed synchronization problem in real hardware when 0xf is used for TSEG1. igorm 7166d 04h /.
148 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7168d 11h /.
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.		 igorm 7168d 11h /.
146 This commit was manufactured by cvs2svn to create tag 'rel_22'. 7168d 16h /.
145 Arbitration bug fixed. igorm 7168d 16h /.
144 This commit was manufactured by cvs2svn to create tag 'rel_21'. 7315d 08h /.
143 Bit acceptance_filter_mode was inverted. igorm 7315d 08h /.
142 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7334d 06h /.

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.