OpenCores

URL https://opencores.org/ocsvn/cpu6502_true_cycle/cpu6502_true_cycle/trunk

Subversion Repositories cpu6502_true_cycle

[/] [.] - Rev 18

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
18	New directory structure.	root	5607d 22h	/.
17	CORRECTED "RTI" (wrong: use of stack pointer) RENAME all states of "FSM Execution Unit" for better reading (90%) Finish working for Specification of cpu6502_tc	fpga_is_funny	5619d 23h	/.
16	CORRECTED "RTI" (wrong: use of stack pointer) RENAME all states of "FSM Execution Unit" for better reading (90%) Finish working for Specification of cpu6502_tc	fpga_is_funny	5619d 23h	/.
15	CORRECTED "RTI" (wrong: use of stack pointer) RENAME all states of "FSM Execution Unit" for better reading (90%) Finish working for Specification of cpu6502_tc	fpga_is_funny	5620d 00h	/.
14	More optimizations... - Second Phaze of removing unused nets & registers - Added Verilog source on demand by some customers (for trial use)	fpga_is_funny	5666d 21h	/.
13	DELETED directory cpu6502_true_cycle/doc/HTML - use the HTML.RAR file instead	fpga_is_funny	5671d 18h	/.
12	no message	fpga_is_funny	5671d 18h	/.
11	* EMERGENCY BUGFIX * - Signal rd_o was corrupted in last version. wr_o and wr_n are not effected. - OP JMP (indirect) produced a 65C02 like jump. On 6502 a special case exist when the (indirect) address cross the page boundary (e.g. JMP (02FF) reads from $02FF and $0200, instead of $02FF and $0300)	fpga_is_funny	5671d 19h	/.
10	This commit was manufactured by cvs2svn to create tag 'arelease'.		5671d 20h	/.
9	This commit was generated by cvs2svn to compensate for changes in r8, which included commits to RCS files with non-trunk default branches.	fpga_is_funny	5671d 20h	/.
8	* EMERGENCY BUGFIX * - Signal rd_o was corrupted in last version. wr_o and wr_n are not effected. - OP JMP (indirect) produced a 65C02 like jump. On 6502 a special case exist when the (indirect) address cross the page boundary (e.g. JMP (02FF) reads from $02FF and $0200, instead of $02FF and $0300)	fpga_is_funny	5671d 20h	/.
7	This commit was generated by cvs2svn to compensate for changes in r6, which included commits to RCS files with non-trunk default branches.	fpga_is_funny	5671d 20h	/.
6	* EMERGENCY BUGFIX * - Signal rd_o was corrupted in last version. wr_o and wr_n are not effected. - OP "JMP (indirect)" produced a 65C02 like jump. On 6502 a special case exist when the (indirect) address cross the page boundary (e.g. JMP (02FF) reads from $02FF and $0200, instead $02FF and $0300)	fpga_is_funny	5671d 20h	/.
5	Bugfixes for all relationchips with interrupts BRK, IRQ and NMI. The control for the stack pointer within fsm*s of BRK, IRQ and NMI was incorrect. The stack was allways growing up instead of growing down. The "B" status flag was never set within BRK. The relationchip between addresses and data while writing onto the stack was badly misalligned.	fpga_is_funny	5933d 23h	/.
4	Corrected HTML files for documentation (change $log$ to $Log$ in all VHDL files in first release)	fpga_is_funny	5942d 20h	/.
3	This commit was generated by cvs2svn to compensate for changes in r2, which included commits to RCS files with non-trunk default branches.	fpga_is_funny	5942d 22h	/.
2	First Revision After the successfully functional test with a SoC of an APPLE][+, I corrected the wrong CVS log entry "$log$" to "$Log$" into all VHDL files. I hope this will not have a bad impact for cpu6502_tc...smile The CVS history in the VHDL files is fine now.	fpga_is_funny	5942d 22h	/.
1	Standard project directories initialized by cvs2svn.		5942d 22h	/.

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.