OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [.] - Rev 133

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
133 This commit was manufactured by cvs2svn to create tag 'highland_ver1'. 7458d 18h /.
132 Documentation updated. Many missing things added. igorm 7458d 18h /.
131 Documentation updated. Many missing things added. igorm 7458d 18h /.
130 This commit was manufactured by cvs2svn to create tag 'rel_20'. 7500d 17h /.
129 New documentation. mohor 7500d 17h /.
128 Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are
turned on.
mohor 7503d 01h /.
127 This commit was manufactured by cvs2svn to create tag 'rel_19'. 7506d 00h /.
126 run_sim.scr renamed to run_sim for VATS. mohor 7506d 00h /.
125 This commit was manufactured by cvs2svn to create tag 'rel_18'. 7507d 21h /.
124 Display for VATS added. mohor 7507d 21h /.
123 All flipflops are reset. mohor 7507d 21h /.
122 This commit was manufactured by cvs2svn to create tag 'rel_17'. 7510d 21h /.
121 Port signals are all set to zero after reset. mohor 7510d 21h /.
120 test stall_test added. mohor 7511d 00h /.
119 cpu_stall_o activated as soon as bp occurs. mohor 7511d 01h /.
118 This commit was manufactured by cvs2svn to create tag 'rel_16'. 7512d 21h /.
117 Define name changed. mohor 7512d 21h /.
116 Data latching changed when testing WB. mohor 7512d 21h /.
115 More debug data added. mohor 7513d 01h /.
114 CRC generation iand verification in bench changed. mohor 7513d 02h /.

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.