OpenCores
URL https://opencores.org/ocsvn/openarty/openarty/trunk

Subversion Repositories openarty

[/] [.] - Rev 43

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
43 Cleaned up the CPU memory documentation. dgisselq 2837d 05h /.
42 Fixed up the CPU so that it passes a multiply test bench, in addition to the
CPU test.		 dgisselq 2837d 05h /.
41 Added the CPU test program to the Arty distribution. This works. dgisselq 2837d 05h /.
40 Fixed a problem with the declaration of variables to be volatile. dgisselq 2837d 05h /.
39 Fixes the OLED test so that it runs using the DMA. dgisselq 2837d 05h /.
38 ZipLoad can now load programs to non-reset locations. dgisselq 2837d 05h /.
37 Updated documentation and copyright. dgisselq 2837d 05h /.
36 Lots of changes, see the git changelog for details. dgisselq 2843d 15h /.
35 Added comments and copyright notice. dgisselq 2847d 02h /.
34 These updates bring the distribution along to the point where both the GPS
clock subsecond tracking, as well as the OLEDrgb controller now work.		 dgisselq 2847d 04h /.
33 Fixed the network receive CRC and MAC checking, and added ip-checking and
minimum packet length checking to the receiver.		 dgisselq 2852d 10h /.
32 Brought the CPU to its first working version, to include demo. dgisselq 2853d 13h /.
31 Initial network is now working. Adding CPU control files to repository. dgisselq 2854d 05h /.
30 Network transmit and MIG memory both work now, though the clock speed has
been dropped to 80.125MHz.		 dgisselq 2854d 05h /.
29 Here's the memory pin list, necessary for running Xilinx's Memory Interface
Generator.		 dgisselq 2882d 02h /.
28 Including the updates and corrections from the wbuart32 project. dgisselq 2882d 02h /.
27 Bus changes ... dgisselq 2882d 02h /.
26 Adjusted the timing comments. dgisselq 2882d 03h /.
25 The memory now works. However, the core speed has been lowered to 81.25MHz
to do this. The top level file is no longer fasttop.v, but toplevel.v.		 dgisselq 2890d 11h /.
24 Here are the updates from the first (failed) attempt to try to integrate
the DDR3 SDRAM controller onto this board.		 dgisselq 2909d 06h /.

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.