OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [.] - Rev 194

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.
chris 8331d 13h /.
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.
chris 8331d 13h /.
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.
chris 8331d 22h /.
191 Added UART jitter var to sim config chris 8332d 19h /.
190 Added jitter initialization chris 8332d 19h /.
189 fixed mode handling for tick facility chris 8332d 19h /.
188 fixed PIC interrupt controller chris 8332d 19h /.
187 minor change to clear pending exception chris 8332d 19h /.
186 major change to UART structure chris 8332d 19h /.
185 major change to UART code chris 8332d 19h /.
184 modified decode for trace debugging chris 8332d 19h /.
183 changed special case for PICSR chris 8332d 19h /.
182 updated exception handling procedures chris 8332d 19h /.
181 Added trace/stall commands chris 8332d 19h /.
180 Updated debug. lampret 8333d 01h /.
179 Sim run script lampret 8352d 17h /.
178 Some test code lampret 8352d 17h /.
177 Improved wb_sram model lampret 8352d 17h /.
176 IC enable/disable. lampret 8352d 17h /.
175 Added new configure option --enable-impl=[default,mp3,bender],
which defines IMPL_impl.
It selects implementation specific environment. One should
#ifdef the code that is different than default.
markom 8353d 13h /.

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.