OpenCores
URL https://opencores.org/ocsvn/or1k/or1k/trunk

Subversion Repositories or1k

[/] [.] - Rev 196

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
196 Configuration SPRs added. simons 8343d 15h /.
195 New test added. simons 8343d 15h /.
194 Fixed a bug for little endian architectures. Could cause a hang of
gdb under some circumstances.		 chris 8343d 23h /.
193 Declared RISCOP.RESET to be volatile so that -O2 optimization would
not optimize away the correct behavior by trying to be too clever.		 chris 8343d 23h /.
192 Removed GlobalMode reference causing problems for --disable-debugmod
option.		 chris 8344d 08h /.
191 Added UART jitter var to sim config chris 8345d 05h /.
190 Added jitter initialization chris 8345d 05h /.
189 fixed mode handling for tick facility chris 8345d 05h /.
188 fixed PIC interrupt controller chris 8345d 05h /.
187 minor change to clear pending exception chris 8345d 05h /.
186 major change to UART structure chris 8345d 05h /.
185 major change to UART code chris 8345d 05h /.
184 modified decode for trace debugging chris 8345d 05h /.
183 changed special case for PICSR chris 8345d 05h /.
182 updated exception handling procedures chris 8345d 05h /.
181 Added trace/stall commands chris 8345d 05h /.
180 Updated debug. lampret 8345d 11h /.
179 Sim run script lampret 8365d 03h /.
178 Some test code lampret 8365d 03h /.
177 Improved wb_sram model lampret 8365d 03h /.

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.