OpenCores
URL https://opencores.org/ocsvn/t48/t48/trunk

Subversion Repositories t48

[/] [.] - Rev 292

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
292 New directory structure. root 5634d 01h /.
291 remove t48_opc_decoder component reference arniml 5945d 13h /.
290 remove obsolete components arniml 5946d 15h /.
289 This commit was manufactured by cvs2svn to create tag 'rel_1_1'. 5947d 12h /.
288 updates for release 1.1 arniml 5947d 12h /.
287 add notes on FPGA implementation arniml 5947d 12h /.
286 hierarchy update, RAM and ROM clarification arniml 5947d 12h /.
285 generate D for synchronous implementation in clocked process arniml 5948d 13h /.
284 better support for ISE/XST:
opc_table and opc_decoder merged into decoder_pack and decoder
arniml 5948d 13h /.
283 update to new mnemonic decoder arniml 5948d 13h /.
282 decouple bidir port T0 from P1
fixes testcase black_box/tx/t0
arniml 5949d 12h /.
281 clarify testcase compilation arniml 5949d 12h /.
280 added syn directory structure arniml 5950d 12h /.
279 update arniml 5965d 11h /.
278 initial check-in arniml 5965d 13h /.
277 This commit was manufactured by cvs2svn to create tag 'rel_1_0'. 6446d 11h /.
276 add change notes for release 1.0 arniml 6446d 11h /.
275 fix sensitivity list arniml 6447d 09h /.
274 revision 1.0 arniml 6447d 09h /.
273 reset counter_q arniml 6464d 20h /.

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.