OpenCores
URL https://opencores.org/ocsvn/t6507lp/t6507lp/trunk

Subversion Repositories t6507lp

[/] [.] - Rev 22

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
22 Signal and module name convention. creep 5641d 07h /.
21 *** empty log message *** creep 5641d 07h /.
20 Added immediate, absolute and zero page addressing modes FSM branches. Five other modes still needed. Internal signal handling and temp registers still missing. creep 5641d 08h /.
19 Parameters removed. creep 5641d 09h /.
18 First version of the FSM.
Nothing works.
creep 5641d 09h /.
17 Added a few more SET/CLEAR instructions. creep 5641d 10h /.
16 Added a few SET/CLEAR instructions. creep 5641d 12h /.
15 Fixing the $Log:$ tag. creep 5641d 13h /.
14 The file was corrupted. No idea why. creep 5641d 13h /.
13 fixing log tag creep 5641d 14h /.
12 CPU ALU creep 5641d 14h /.
11 Signals reorganized and commented. creep 5641d 14h /.
10 Specification document moved to the right place. gabrieloshiro 5641d 14h /.
9 IO first definition. It is not 6507-compatible yet. gabrieloshiro 5641d 14h /.
8 Updating project situation. creep 5641d 14h /.
7 File header standard example based on opencores coding guidelines. gabrieloshiro 5642d 09h /.
6 Test.

-- ignore this version
gabrieloshiro 5643d 07h /.
5 #0: Adding spec to the repository. creep 5643d 07h /.
4 Just testing creep 5643d 07h /.
3 Added a readme file creep 5643d 08h /.

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.