OpenCores
URL https://opencores.org/ocsvn/10_100m_ethernet-fifo_convertor/10_100m_ethernet-fifo_convertor/trunk

Subversion Repositories 10_100m_ethernet-fifo_convertor

[/] [10_100m_ethernet-fifo_convertor] - Rev 13

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
13 antiquity 4144d 10h /10_100m_ethernet-fifo_convertor
12 update the TxModule.v, RxModule.v and common.v antiquity 5303d 11h /10_100m_ethernet-fifo_convertor
11 update the TxModule.v, RxModule.v and common.v antiquity 5303d 11h /10_100m_ethernet-fifo_convertor
10 reorganized the structure of the directories antiquity 5303d 12h /10_100m_ethernet-fifo_convertor
9 Implemented the RxModule with RAM instead of register, which greatly reduced the register consumptions; fixed the loose-frame bug of TxModule antiquity 5310d 14h /10_100m_ethernet-fifo_convertor
8 Parameterized the code. antiquity 5349d 17h /10_100m_ethernet-fifo_convertor
7 Add the test file test_feedback, and add a variable to eliminate the delay between Tx and Rx antiquity 5367d 18h /10_100m_ethernet-fifo_convertor
6 version 0.3 correct some errors, add a new file common.v and add a new mode for frameID antiquity 5371d 16h /10_100m_ethernet-fifo_convertor
5 remove the 10_100m_Ethernet-fifo_convertor.doc antiquity 5371d 16h /10_100m_ethernet-fifo_convertor
4 Modify the RxModule.v and update the specification antiquity 5377d 20h /10_100m_ethernet-fifo_convertor
3 Finished the first version of the specification antiquity 5383d 15h /10_100m_ethernet-fifo_convertor
2 Directory structure organized. Files checked and joind together. antiquity 5383d 16h /10_100m_ethernet-fifo_convertor
1 The project was created and the structure was created root 5390d 23h /10_100m_ethernet-fifo_convertor

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.