OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [rtl/] [verilog/] [MC6809_cpu.v] - Rev 18

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
18 fixed interrupt handling ale500 3433d 10h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
17 Bugfixes ale500 3522d 08h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
16 Fix ABX, TST, implemented new decoder, removed unused logic ale500 3610d 07h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
14 Improved speed and reduced decoder complexity ale500 3620d 12h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
12 Fixed inc, dec, indirect indexed, mul, shifts, h flag ale500 3634d 12h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
11 Fixed inc, dec, clr direct, ext and ind, deca, decb ale500 3638d 07h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
10 Fixed several extended and indirect opcodes ale500 3641d 12h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
9 Implemented E flag, some minor optimizations ale500 3815d 12h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
7 Added SYNC, Fixed EXG ale500 3816d 11h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
6 Implemented CWAI. Minor optimizations ale500 3820d 08h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
5 EXG/TFR Implemented ale500 3821d 04h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
4 Bugfix and enhancements ale500 3822d 10h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v
2 Initial version ale500 3824d 08h /6809_6309_compatible_core/trunk/rtl/verilog/MC6809_cpu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.