OpenCores
URL https://opencores.org/ocsvn/6809_6309_compatible_core/6809_6309_compatible_core/trunk

Subversion Repositories 6809_6309_compatible_core

[/] [6809_6309_compatible_core/] [trunk/] [rtl/] [verilog/] [defs.v] - Rev 16

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
16 Fix ABX, TST, implemented new decoder, removed unused logic ale500 3602d 13h /6809_6309_compatible_core/trunk/rtl/verilog/defs.v
14 Improved speed and reduced decoder complexity ale500 3612d 18h /6809_6309_compatible_core/trunk/rtl/verilog/defs.v
12 Fixed inc, dec, indirect indexed, mul, shifts, h flag ale500 3626d 18h /6809_6309_compatible_core/trunk/rtl/verilog/defs.v
9 Implemented E flag, some minor optimizations ale500 3807d 18h /6809_6309_compatible_core/trunk/rtl/verilog/defs.v
6 Implemented CWAI. Minor optimizations ale500 3812d 14h /6809_6309_compatible_core/trunk/rtl/verilog/defs.v
5 EXG/TFR Implemented ale500 3813d 11h /6809_6309_compatible_core/trunk/rtl/verilog/defs.v
4 Bugfix and enhancements ale500 3814d 16h /6809_6309_compatible_core/trunk/rtl/verilog/defs.v
2 Initial version ale500 3816d 14h /6809_6309_compatible_core/trunk/rtl/verilog/defs.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.