OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1/] [rtl] - Rev 73

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
73 initial import simont 7964d 18h /8051/tags/rel_1/rtl
72 fix bug in interface to external data ram simont 7964d 20h /8051/tags/rel_1/rtl
67 add parameters for instruction cache simont 7968d 21h /8051/tags/rel_1/rtl
62 fix bugs in instruction interface simont 7969d 18h /8051/tags/rel_1/rtl
54 cahnge interface to instruction rom simont 7975d 16h /8051/tags/rel_1/rtl
47 remove unused files simont 7992d 17h /8051/tags/rel_1/rtl
46 prepared header simont 7992d 17h /8051/tags/rel_1/rtl
45 prepared header simont 7992d 17h /8051/tags/rel_1/rtl
44 prepared header simont 7992d 18h /8051/tags/rel_1/rtl
41 remove unused files simont 7992d 19h /8051/tags/rel_1/rtl
40 added sigals for interacting with external ram simont 8012d 21h /8051/tags/rel_1/rtl
38 fix some bugs simont 8019d 19h /8051/tags/rel_1/rtl
37 added signals ack, stb and cyc simont 8019d 20h /8051/tags/rel_1/rtl
36 fix bugs in mode 0 simont 8019d 20h /8051/tags/rel_1/rtl
32 overflow repaired simont 8021d 00h /8051/tags/rel_1/rtl
31 fix some bugs simont 8027d 16h /8051/tags/rel_1/rtl
30 mode 1 and 3 divide clooak with 31 or 16, mode 2 with 64 or 32 simont 8030d 23h /8051/tags/rel_1/rtl
29 fix some bugs simont 8030d 23h /8051/tags/rel_1/rtl
28 remove syn signal simont 8031d 00h /8051/tags/rel_1/rtl
27 fix some bugs simont 8031d 00h /8051/tags/rel_1/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.