OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1] - Rev 67

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 add parameters for instruction cache simont 7966d 00h /8051/tags/rel_1
66 added xrom_test simont 7966d 20h /8051/tags/rel_1
65 add oc8051_icache and oc8051_cache_ram simont 7966d 20h /8051/tags/rel_1
64 signal es_int=1'b0 simont 7966d 20h /8051/tags/rel_1
63 initial import simont 7966d 20h /8051/tags/rel_1
62 fix bugs in instruction interface simont 7966d 20h /8051/tags/rel_1
61 fix bug simont 7967d 22h /8051/tags/rel_1
60 initial inport simont 7968d 23h /8051/tags/rel_1
59 add external rom simont 7972d 18h /8051/tags/rel_1
58 add external rom testing simont 7972d 18h /8051/tags/rel_1
57 add module oc8051_xrom simont 7972d 18h /8051/tags/rel_1
56 initial CVS input simont 7972d 18h /8051/tags/rel_1
55 added parameter DELAY simont 7972d 18h /8051/tags/rel_1
54 cahnge interface to instruction rom simont 7972d 18h /8051/tags/rel_1
53 initial CVS inport simont 7972d 18h /8051/tags/rel_1
52 fix bugs simont 7972d 18h /8051/tags/rel_1
51 fix bugs simont 7974d 23h /8051/tags/rel_1
50 fix bugs simont 7975d 00h /8051/tags/rel_1
49 verification added simont 7982d 00h /8051/tags/rel_1
48 added program for rom converting simont 7989d 19h /8051/tags/rel_1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.