OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_1] - Rev 89

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
89 Replaced oc8051_ram by generic_dpram. rherveille 7871d 14h /8051/tags/rel_1
88 fix bugs simont 7876d 14h /8051/tags/rel_1
87 add include oc8051_defines.v simont 7876d 15h /8051/tags/rel_1
86 initial input simont 7876d 15h /8051/tags/rel_1
85 prepare bugs simont 7876d 15h /8051/tags/rel_1
84 remove wb_bus_mon simont 7884d 14h /8051/tags/rel_1
83 replace some modules simont 7884d 14h /8051/tags/rel_1
82 replace some modules simont 7884d 14h /8051/tags/rel_1
81 initial import simont 7884d 14h /8051/tags/rel_1
80 removing unused modules simont 7884d 14h /8051/tags/rel_1
79 initial import simont 7884d 14h /8051/tags/rel_1
78 alu with registered outputs simont 7944d 14h /8051/tags/rel_1
77 substitute modules oc8051_ram_wr_sel and oc8051ram_rd_sel with oc8051_ram_addr_sel simont 7953d 11h /8051/tags/rel_1
76 add module oc8051_sfr, 256 bytes internal ram simont 7953d 11h /8051/tags/rel_1
75 initial import simont 7953d 11h /8051/tags/rel_1
74 add module oc8051_wb_iinterface simont 7961d 12h /8051/tags/rel_1
73 initial import simont 7961d 12h /8051/tags/rel_1
72 fix bug in interface to external data ram simont 7961d 14h /8051/tags/rel_1
71 add cache simont 7965d 13h /8051/tags/rel_1
70 initial import simont 7965d 13h /8051/tags/rel_1

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.