OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] [rtl/] [verilog/] [oc8051_acc.v] - Rev 38

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
38 fix some bugs simont 8010d 08h /8051/tags/rel_12/rtl/verilog/oc8051_acc.v
37 added signals ack, stb and cyc simont 8010d 08h /8051/tags/rel_12/rtl/verilog/oc8051_acc.v
22 fix some bugs simont 8023d 04h /8051/tags/rel_12/rtl/verilog/oc8051_acc.v
5 more linter corrections; 2 tests still fail markom 8030d 10h /8051/tags/rel_12/rtl/verilog/oc8051_acc.v
4 Code repaired to satisfy the linter; testbech fails markom 8030d 12h /8051/tags/rel_12/rtl/verilog/oc8051_acc.v
2 Initial CVS import simont 8046d 10h /8051/tags/rel_12/rtl/verilog/oc8051_acc.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.