OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_12/] [rtl/] [verilog/] [oc8051_ports.v] - Rev 179

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
179 add /* synopsys xx_case */ to case statments. simont 7716d 16h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v
120 defines for pherypherals added simont 7799d 00h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v
116 change sfr's interface. simont 7801d 21h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v
82 replace some modules simont 7885d 22h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v
46 prepared header simont 7990d 19h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v
22 fix some bugs simont 8030d 17h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v
15 commbinatorial loop removed simont 8034d 23h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v
5 more linter corrections; 2 tests still fail markom 8037d 23h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v
4 Code repaired to satisfy the linter; testbech fails markom 8038d 01h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v
2 Initial CVS import simont 8053d 23h /8051/tags/rel_12/rtl/verilog/oc8051_ports.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.