OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl] - Rev 17

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
17 fix some bugs simont 8031d 23h /8051/tags/rel_2/rtl
16 inputs ram and op2 removed simont 8031d 23h /8051/tags/rel_2/rtl
15 commbinatorial loop removed simont 8031d 23h /8051/tags/rel_2/rtl
13 some bug fix simont 8032d 21h /8051/tags/rel_2/rtl
12 des1_r in alu port list simont 8032d 21h /8051/tags/rel_2/rtl
11 des2_r removed simont 8032d 21h /8051/tags/rel_2/rtl
10 % replaced with ^ in uart; some minor improvements markom 8033d 03h /8051/tags/rel_2/rtl
9 removed unused compare states markom 8034d 20h /8051/tags/rel_2/rtl
8 some IDS optimizations markom 8034d 20h /8051/tags/rel_2/rtl
7 immediate1 & immediate2 registers moved to oc8051_immediate_sel markom 8034d 22h /8051/tags/rel_2/rtl
6 psw combinatorial loop removed markom 8034d 23h /8051/tags/rel_2/rtl
5 more linter corrections; 2 tests still fail markom 8035d 00h /8051/tags/rel_2/rtl
4 Code repaired to satisfy the linter; testbech fails markom 8035d 01h /8051/tags/rel_2/rtl
2 Initial CVS import simont 8050d 23h /8051/tags/rel_2/rtl

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.