OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2/] [rtl] - Rev 29

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
29 fix some bugs simont 7996d 17h /8051/tags/rel_2/rtl
28 remove syn signal simont 7996d 17h /8051/tags/rel_2/rtl
27 fix some bugs simont 7996d 18h /8051/tags/rel_2/rtl
26 main divider logic was optimized not optimized by compiler, so I did it by hand markom 7996d 19h /8051/tags/rel_2/rtl
25 divider and multiplier pass test markom 7997d 14h /8051/tags/rel_2/rtl
23 mul & div use 4 clocks simont 7998d 09h /8051/tags/rel_2/rtl
22 fix some bugs simont 7998d 09h /8051/tags/rel_2/rtl
21 mul bug fixed markom 7998d 15h /8051/tags/rel_2/rtl
20 multiplier and divider changed so they complete in 4 cycles markom 7998d 17h /8051/tags/rel_2/rtl
19 combinatorial loop removed simont 7999d 10h /8051/tags/rel_2/rtl
17 fix some bugs simont 8002d 15h /8051/tags/rel_2/rtl
16 inputs ram and op2 removed simont 8002d 15h /8051/tags/rel_2/rtl
15 commbinatorial loop removed simont 8002d 15h /8051/tags/rel_2/rtl
13 some bug fix simont 8003d 13h /8051/tags/rel_2/rtl
12 des1_r in alu port list simont 8003d 13h /8051/tags/rel_2/rtl
11 des2_r removed simont 8003d 13h /8051/tags/rel_2/rtl
10 % replaced with ^ in uart; some minor improvements markom 8003d 19h /8051/tags/rel_2/rtl
9 removed unused compare states markom 8005d 12h /8051/tags/rel_2/rtl
8 some IDS optimizations markom 8005d 12h /8051/tags/rel_2/rtl
7 immediate1 & immediate2 registers moved to oc8051_immediate_sel markom 8005d 14h /8051/tags/rel_2/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.