OpenCores
URL https://opencores.org/ocsvn/8051/8051/trunk

Subversion Repositories 8051

[/] [8051/] [tags/] [rel_2] - Rev 67

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
67 add parameters for instruction cache simont 7962d 12h /8051/tags/rel_2
66 added xrom_test simont 7963d 08h /8051/tags/rel_2
65 add oc8051_icache and oc8051_cache_ram simont 7963d 08h /8051/tags/rel_2
64 signal es_int=1'b0 simont 7963d 08h /8051/tags/rel_2
63 initial import simont 7963d 08h /8051/tags/rel_2
62 fix bugs in instruction interface simont 7963d 08h /8051/tags/rel_2
61 fix bug simont 7964d 10h /8051/tags/rel_2
60 initial inport simont 7965d 11h /8051/tags/rel_2
59 add external rom simont 7969d 06h /8051/tags/rel_2
58 add external rom testing simont 7969d 06h /8051/tags/rel_2
57 add module oc8051_xrom simont 7969d 06h /8051/tags/rel_2
56 initial CVS input simont 7969d 06h /8051/tags/rel_2
55 added parameter DELAY simont 7969d 06h /8051/tags/rel_2
54 cahnge interface to instruction rom simont 7969d 06h /8051/tags/rel_2
53 initial CVS inport simont 7969d 06h /8051/tags/rel_2
52 fix bugs simont 7969d 06h /8051/tags/rel_2
51 fix bugs simont 7971d 11h /8051/tags/rel_2
50 fix bugs simont 7971d 12h /8051/tags/rel_2
49 verification added simont 7978d 12h /8051/tags/rel_2
48 added program for rom converting simont 7986d 07h /8051/tags/rel_2

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.