OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] [rtl/] [verilog/] - Rev 191

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5729d 10h /aemb/branches/DEV_SYBREON/rtl/verilog
115 This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'. 6061d 12h /aemb/branches/DEV_SYBREON/rtl/verilog
114 changed MSR bits sybreon 6061d 12h /aemb/branches/DEV_SYBREON/rtl/verilog
105 Patch interrupt bug. sybreon 6143d 03h /aemb/branches/DEV_SYBREON/rtl/verilog
103 Patched problem where memory access followed by dual cycle instructions were not stalling correctly (submitted by M. Ettus) sybreon 6144d 12h /aemb/branches/DEV_SYBREON/rtl/verilog
102 Fix MTS during interrupt vectoring bug (reported by M. Ettus). sybreon 6144d 12h /aemb/branches/DEV_SYBREON/rtl/verilog
101 Made multiplier pause with pipeline sybreon 6154d 09h /aemb/branches/DEV_SYBREON/rtl/verilog
100 multiplier issues sybreon 6154d 09h /aemb/branches/DEV_SYBREON/rtl/verilog
99 Minor cleanup sybreon 6166d 04h /aemb/branches/DEV_SYBREON/rtl/verilog
96 Stalls pipeline on MUL/BSF instructions results in minor speed improvements. sybreon 6169d 06h /aemb/branches/DEV_SYBREON/rtl/verilog
95 Abstracted simulation kernel (aeMB_sim) to split simulation models from synthesis models. sybreon 6171d 08h /aemb/branches/DEV_SYBREON/rtl/verilog
94 Prevent fHZD & rBRA[1] sybreon 6173d 06h /aemb/branches/DEV_SYBREON/rtl/verilog
93 Minor enable fix sybreon 6173d 06h /aemb/branches/DEV_SYBREON/rtl/verilog
92 Partitioned simulation model. sybreon 6176d 09h /aemb/branches/DEV_SYBREON/rtl/verilog
91 Made idle thread PC track main PC. sybreon 6177d 15h /aemb/branches/DEV_SYBREON/rtl/verilog
90 Fixed Carry bit bug. sybreon 6177d 15h /aemb/branches/DEV_SYBREON/rtl/verilog
89 Changed simulation kernel. sybreon 6177d 15h /aemb/branches/DEV_SYBREON/rtl/verilog
88 Minor optimisations. sybreon 6178d 08h /aemb/branches/DEV_SYBREON/rtl/verilog
86 Some optimisations. sybreon 6179d 01h /aemb/branches/DEV_SYBREON/rtl/verilog
85 Replaced OF/ID blocks with combined block. sybreon 6179d 01h /aemb/branches/DEV_SYBREON/rtl/verilog

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.