URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] [rtl/] [verilog/] [aeMB2_aslu.v] - Rev 194

Rev	Log message	Author	Age	Path
191	New directory structure.	root	5600d 15h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
115	This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'.		5932d 18h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
114	changed MSR bits	sybreon	5932d 18h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
101	Made multiplier pause with pipeline	sybreon	6025d 15h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
100	multiplier issues	sybreon	6025d 15h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
90	Fixed Carry bit bug.	sybreon	6048d 21h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
88	Minor optimisations.	sybreon	6049d 13h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
86	Some optimisations.	sybreon	6050d 06h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
82	Further optimisations (speed + size).	sybreon	6052d 12h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
81	Code cleanup + minor speed regression.	sybreon	6052d 14h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
80	Minor optimisations (~10% faster)	sybreon	6053d 15h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v
78	initial import	sybreon	6055d 09h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB2_aslu.v