OpenCores

URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [branches/] [DEV_SYBREON/] [rtl/] [verilog/] [aeMB_ctrl.v] - Rev 195

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Rev	Log message	Author	Age	Path
191	New directory structure.	root	5732d 13h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
115	This commit was manufactured by cvs2svn to create branch 'DEV_SYBREON'.		6064d 15h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
72	Minor code cleanup.	sybreon	6197d 14h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
65	Fixed minor typo causing synthesis failure.	sybreon	6212d 22h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
62	Fixed minor typo.	sybreon	6213d 08h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
61	Changed interrupt handling system (reported by M. Ettus).	sybreon	6213d 09h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
55	Upgraded license to LGPLv3. Significant performance optimisations.	sybreon	6217d 15h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
53	Added GET/PUT support through a FSL bus.	sybreon	6218d 10h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
51	Fixed data WISHBONE arbitration problem (reported by J Lee).	sybreon	6219d 13h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
50	Parameterised optional components.	sybreon	6219d 17h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
44	Added better (beta) interrupt support. Changed MSR_IE to disabled at reset as per MB docs.	sybreon	6225d 12h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v
41	New EDK 3.2 compatible design with optional barrel-shifter and multiplier. Fixed various minor data hazard bugs. Code compatible with -O0/1/2/3/s generated code.	sybreon	6226d 04h	/aemb/branches/DEV_SYBREON/rtl/verilog/aeMB_ctrl.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.