OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl/] [verilog/] [aeMB2_edk62.v] - Rev 191

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
191 New directory structure. root 5605d 08h /aemb/trunk/rtl/verilog/aeMB2_edk62.v
157 Added interrupt capability. sybreon 5917d 18h /aemb/trunk/rtl/verilog/aeMB2_edk62.v
148 added iwb_tag_o signal tied to MSR_ICE. sybreon 5921d 07h /aemb/trunk/rtl/verilog/aeMB2_edk62.v
134 Minor performance improvements. sybreon 5922d 09h /aemb/trunk/rtl/verilog/aeMB2_edk62.v
132 Fixed minor typos. sybreon 5923d 02h /aemb/trunk/rtl/verilog/aeMB2_edk62.v
131 Passes basic tests. Minor documentation changes to make it compatible with iverilog pre-processor. sybreon 5923d 02h /aemb/trunk/rtl/verilog/aeMB2_edk62.v
125 Passes arithmetic tests with single thread. sybreon 5927d 15h /aemb/trunk/rtl/verilog/aeMB2_edk62.v
120 Basic version with some features left out. sybreon 5928d 10h /aemb/trunk/rtl/verilog/aeMB2_edk62.v
118 Initial import. sybreon 5931d 03h /aemb/trunk/rtl/verilog/aeMB2_edk62.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.