OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl/] [verilog/] [aeMB_xecu.v] - Rev 50

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
50 Parameterised optional components. sybreon 6111d 22h /aemb/trunk/rtl/verilog/aeMB_xecu.v
45 Minor code cleanup. sybreon 6117d 04h /aemb/trunk/rtl/verilog/aeMB_xecu.v
44 Added better (beta) interrupt support.
Changed MSR_IE to disabled at reset as per MB docs.
sybreon 6117d 17h /aemb/trunk/rtl/verilog/aeMB_xecu.v
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.
sybreon 6118d 09h /aemb/trunk/rtl/verilog/aeMB_xecu.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.