OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [rtl] - Rev 92

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
92 Partitioned simulation model. sybreon 6052d 08h /aemb/trunk/rtl
91 Made idle thread PC track main PC. sybreon 6053d 14h /aemb/trunk/rtl
90 Fixed Carry bit bug. sybreon 6053d 14h /aemb/trunk/rtl
89 Changed simulation kernel. sybreon 6053d 14h /aemb/trunk/rtl
88 Minor optimisations. sybreon 6054d 06h /aemb/trunk/rtl
86 Some optimisations. sybreon 6054d 23h /aemb/trunk/rtl
85 Replaced OF/ID blocks with combined block. sybreon 6054d 23h /aemb/trunk/rtl
84 Added interrupt support. sybreon 6054d 23h /aemb/trunk/rtl
83 Combined ID/OF blocks. sybreon 6054d 23h /aemb/trunk/rtl
82 Further optimisations (speed + size). sybreon 6057d 05h /aemb/trunk/rtl
81 Code cleanup + minor speed regression. sybreon 6057d 07h /aemb/trunk/rtl
80 Minor optimisations (~10% faster) sybreon 6058d 07h /aemb/trunk/rtl
78 initial import sybreon 6060d 02h /aemb/trunk/rtl
76 initial sybreon 6063d 08h /aemb/trunk/rtl
73 Moved simulation kernel into code. sybreon 6070d 10h /aemb/trunk/rtl
72 Minor code cleanup. sybreon 6070d 10h /aemb/trunk/rtl
71 Old version deprecated. sybreon 6077d 13h /aemb/trunk/rtl
70 Change interrupt to positive level triggered interrupts. sybreon 6078d 12h /aemb/trunk/rtl
66 Added fsl_tag_o to FSL bus (tag either address or data). sybreon 6084d 05h /aemb/trunk/rtl
65 Fixed minor typo causing synthesis failure. sybreon 6085d 17h /aemb/trunk/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.