OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sim] - Rev 41

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
41 New EDK 3.2 compatible design with optional barrel-shifter and multiplier.
Fixed various minor data hazard bugs.
Code compatible with -O0/1/2/3/s generated code.
sybreon 6099d 06h /aemb/trunk/sim
39 Made some changes to the interrupt control. In some cases, the interrupt logic waits forever and doesn't execute. Bug was discovered by M. Ettus. sybreon 6109d 14h /aemb/trunk/sim
38 Added interrupt support. sybreon 6254d 15h /aemb/trunk/sim
31 Removed byte acrobatics. sybreon 6284d 18h /aemb/trunk/sim
30 Minor updates as sw/c/aeMB_testbench.c got updated. sybreon 6287d 18h /aemb/trunk/sim
22 Added support for 8-bit and 16-bit data types. sybreon 6289d 11h /aemb/trunk/sim
19 Added initial unified memory core. sybreon 6301d 20h /aemb/trunk/sim
18 Moved testbench into /sim/verilog.
Simulation cleanups.
sybreon 6302d 13h /aemb/trunk/sim
15 Removed ROM file. Please generate it from the SW directory. sybreon 6310d 19h /aemb/trunk/sim
13 Fibonacci rom sybreon 6311d 03h /aemb/trunk/sim
2 initial import sybreon 6336d 16h /aemb/trunk/sim

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.