OpenCores
URL https://opencores.org/ocsvn/aemb/aemb/trunk

Subversion Repositories aemb

[/] [aemb/] [trunk/] [sw/] [cc] - Rev 136

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
136 Made single-thread compatible. sybreon 5926d 00h /aemb/trunk/sw/cc
135 Updated software to freeze T0 and run T1. sybreon 5926d 00h /aemb/trunk/sw/cc
130 switched printf's to iprintf's because iprintf's don't work by
-O3 for some reason.
sybreon 5926d 17h /aemb/trunk/sw/cc
128 Fixed minor bugs.
Initial use of hardware mutex.
sybreon 5929d 03h /aemb/trunk/sw/cc
125 Passes arithmetic tests with single thread. sybreon 5931d 06h /aemb/trunk/sw/cc
123 compiler is not happy with floats in HEX. sybreon 5931d 06h /aemb/trunk/sw/cc
122 converted float representations to hex sybreon 5931d 06h /aemb/trunk/sw/cc
121 Added C/C++ compatible #ifdef statements sybreon 5932d 01h /aemb/trunk/sw/cc
117 added a rendezvous function sybreon 5940d 04h /aemb/trunk/sw/cc
116 Added malloc() lock and unlock routines sybreon 5940d 04h /aemb/trunk/sw/cc
114 changed MSR bits sybreon 5941d 02h /aemb/trunk/sw/cc
113 initial checkin sybreon 5941d 02h /aemb/trunk/sw/cc
112 *** empty log message *** sybreon 5941d 02h /aemb/trunk/sw/cc
111 added static assert hack sybreon 5941d 02h /aemb/trunk/sw/cc
110 added cache controls sybreon 5941d 05h /aemb/trunk/sw/cc
109 added interrupt controls (may need to be factorised out) sybreon 5941d 06h /aemb/trunk/sw/cc
108 changed semaphore case sybreon 5941d 06h /aemb/trunk/sw/cc
107 Added new C++ files sybreon 5942d 22h /aemb/trunk/sw/cc

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.