OpenCores
URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber/] [trunk] - Rev 42

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
42 Added write buffer - fixes bug if wishbone writes takes multiple cycles to complete csantifort 4820d 06h /amber/trunk
41 Added instructions on how to use Coregen to create the Spartan-6 DDR3 memory interface. csantifort 4821d 15h /amber/trunk
40 Added wishbone bus jitter testing option.
Cleaned up waveform log .do files, now seperate files for a23 and a25 cores.
Added vmlinux executable elf file for running on hardware.		 csantifort 4826d 07h /amber/trunk
39 Added a second level of buffering to a25_wishbone_buf to fix a lockup
bug when write acks to not return immediately, and also to improve performance slightly		 csantifort 4827d 08h /amber/trunk
38 support 128-bit wishbone now used for a25 core csantifort 4828d 08h /amber/trunk
37 128-bit wide boot memory module csantifort 4829d 06h /amber/trunk
36 Changed boot_mem for the a25 system to be 128 bits wide to match the 128-bit wide wishbone bus csantifort 4829d 07h /amber/trunk
35 Amber25 improvements:
Use 128-bit wishbone bus, instead of 32-bit to reduce cache miss fetch times
Use a fast barrel shifter for shifts between 0 and 4 to improve timing
Use a 2 cycle full barrel shifter for complex shifts		 csantifort 4830d 15h /amber/trunk
34 Tweaked strcpy function to speed it up slightly csantifort 4831d 11h /amber/trunk
33 Fixed bug in div assembly function. Handles negative numbers correctly.
Fixed bug in printf function, negative numbers now print correctly.		 csantifort 4832d 08h /amber/trunk
32 Added clock cycle counting register to test_module to support dhrystone performance measurement csantifort 4833d 08h /amber/trunk
31 Added dhrystone benchmark test csantifort 4833d 08h /amber/trunk
30 Bug fix - a write access was sometimes dropped when it was in a sequence of writes with variable wb_ack delays csantifort 4846d 14h /amber/trunk
29 Use lgo command for saving waveforms in modelsim csantifort 4848d 08h /amber/trunk
28 Moved function prototypes to .h file csantifort 4848d 09h /amber/trunk
27 Got working with cadence nc simulator csantifort 4881d 15h /amber/trunk
26 Added wish list csantifort 4886d 16h /amber/trunk
25 Bug fix: boot-loader.mem became larger that the allowed 8k byte boot mem size.
Removed a struct in elfsplitter.c thats only used for debug - this reduced boot-loader.mem enough so that it fits again.
Tidy up: Removed a debug message from hw/tools/run.sh		 csantifort 4888d 13h /amber/trunk
24 Added instructions how to build Linux kernel from source files csantifort 4890d 13h /amber/trunk
23 Split the source files list into a Vertex-6 only list and a Spartan-6 only list.
That way users don;t need to delete files from the list manually if they only have
a setup for one of the FPGA types.		 csantifort 4890d 14h /amber/trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.