URL https://opencores.org/ocsvn/amber/amber/trunk

Subversion Repositories amber

[/] [amber] - Rev 71

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
71	Original Amber 23 core uses asyncronous implementation of register bank. It leads to some problems with ram-based implementation of the register bank, because at least Altera FPGAs uses syncronous ram blocks, so the whole address needs to be latched. The patch exposes non-registered versions of register select signals to the register bank, so the bank can build address and latch it in the syncronous ram input register. The patch is a pre-requisite for ram-based register bank implementation on Altera FPGA. Contributed by Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>	csantifort	4062d 20h	/amber
70	The mlas_bug testcase tried to use stack without setting stack pointer register, causing unpredictable behavoiur. The patch uses an expilict stack area for the test. Contributed by: Dmitry Tarnyagin <dmitry.tarnyagin@lockless.no>	csantifort	4062d 20h	/amber
69	Updated the spec for ISE 14.5, boot-loader-ethmac.	csantifort	4062d 20h	/amber
68	Remove modelsim files. Only supporting Xilinx isim now.	csantifort	4062d 21h	/amber
67	renamed boot-loader.c to boot-loader-serial.c	csantifort	4062d 21h	/amber
66	Remove the stand-alone ethmac test. Use boot-loader-ethmac instead to verify ethmac functionality.	csantifort	4062d 21h	/amber
65	Renamed boot-loader to boot-loader-serial	csantifort	4062d 21h	/amber
64	Support latest Xilinx ISE 14.5 software.	csantifort	4062d 21h	/amber
63	Add support for Xilinx ISim Verilog simulator. Remove Virtex-6 files.	csantifort	4063d 02h	/amber
62	Added source for amber-pkt2mem	csantifort	4215d 14h	/amber
61	Add new netowkr based boot loader. Remove support for Virtex. Spartan 6 only now.	csantifort	4349d 20h	/amber
60	Bug fix; removed a combinational loop from the a25_decode logic.	csantifort	4567d 16h	/amber
59	Added modelsim script for reloading a wlf file after a simulation has been rerun.	csantifort	4637d 14h	/amber
58	Use TB.clk_count for the decompiler messages and removed the local counter	csantifort	4637d 17h	/amber
57	Add some debug messages	csantifort	4637d 17h	/amber
56	Remove the timeouts file from svn. Its an output file and gets now just gets created automatically when sims are run for the first time.	csantifort	4637d 17h	/amber
55	Added sudo to rm mnt command	csantifort	4637d 17h	/amber
54	Bug fix for bug reported by Botao Lee. The mode bits in the decode stage did not change immediately after a mode switch from a teqp instruction, but 1 cycle later. This meant the wrong set of registers was selected for writing to for 1 clock cycle.	csantifort	4654d 17h	/amber
53	Cleaned up Amber Verilog, removing unused signals.	csantifort	4669d 15h	/amber
52	Fixed typo in notes on creating DDR memory interfaces using coregen	csantifort	4669d 15h	/amber

1 2 Next >

Show All

Browse

Tools

Subversion Repositories amber

[/] [amber] - Rev 71

Filtering Options