OpenCores
URL https://opencores.org/ocsvn/axi4_tlm_bfm/axi4_tlm_bfm/trunk

Subversion Repositories axi4_tlm_bfm

[/] [axi4_tlm_bfm] - Rev 31

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
31 Added initial Xilinx Vivado synthesis scripts and constraints. daniel.kho 3811d 05h /axi4_tlm_bfm
30 Refactored synthesis scripts. daniel.kho 3811d 05h /axi4_tlm_bfm
29 Updated simulation scripts. daniel.kho 3811d 06h /axi4_tlm_bfm
28 Temporarily remove simulation folder. daniel.kho 3811d 06h /axi4_tlm_bfm
27 Updated simulation scripts. daniel.kho 3811d 06h /axi4_tlm_bfm
26 Refactored simulation folders. daniel.kho 3811d 06h /axi4_tlm_bfm
25 Refactored folders. daniel.kho 3811d 07h /axi4_tlm_bfm
24 Updated simulation sources to reflect changes made for synthesis. daniel.kho 3811d 07h /axi4_tlm_bfm
23 Added top-level user example used in technical paper. daniel.kho 3819d 00h /axi4_tlm_bfm
22 Added pin assignments for BeMicro kit. Added demo top-level used in technical paper. daniel.kho 3819d 01h /axi4_tlm_bfm
21 Added synthesis files for Vivado. The RTL have not yet been updated with the latest changes available in the Quartus version. daniel.kho 3822d 03h /axi4_tlm_bfm
20 Updated simulation scripts. daniel.kho 3822d 03h /axi4_tlm_bfm
19 Updated synthesis constraints and scripts. daniel.kho 3822d 03h /axi4_tlm_bfm
18 Added hardware PRBS generator, modularised top-level by having separate file as the tester. daniel.kho 3822d 03h /axi4_tlm_bfm
17 Added more pipelining, enhancements. Tested on BeMicro kit. daniel.kho 3822d 03h /axi4_tlm_bfm
16 Moved transaction counter from BFM to user. This gives the user more control over the number of transactions. The BFM now treats this as an input. daniel.kho 3924d 23h /axi4_tlm_bfm
15 [minor]: cleaned up sources. daniel.kho 3927d 06h /axi4_tlm_bfm
14 Added simple reset logic and verified on hardware. Added PLL to supply test clock to SignalTap. daniel.kho 3935d 20h /axi4_tlm_bfm
13 Fixed one-cycle extra read issue, occurring during fast read. Verified on hardware as well. daniel.kho 3936d 01h /axi4_tlm_bfm
12 Used generic package instead of using tauhop.tlm (abstract package) directly, and updated corresponding context paths. Simulated fine with ModelSim 10.1b. [previous]: Previous update included synthesis fixes ported from simulation sources. daniel.kho 3945d 05h /axi4_tlm_bfm

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.