OpenCores
URL https://opencores.org/ocsvn/bustap-jtag/bustap-jtag/trunk

Subversion Repositories bustap-jtag

[/] [bustap-jtag/] [trunk/] [rtl/] [up_monitor.v] - Rev 20

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
20 Added support for 32bit Address bus. ash_riple 3781d 15h /bustap-jtag/trunk/rtl/up_monitor.v
18 Added support for Xilinx Chips.
Added support for AXI4-Lite bus. Can be used as an XPS IP.
ash_riple 4195d 10h /bustap-jtag/trunk/rtl/up_monitor.v
15 Released version 2.2. ash_riple 4463d 13h /bustap-jtag/trunk/rtl/up_monitor.v
13 Added minor syntax changes and Linux environment simulation script. ash_riple 4464d 10h /bustap-jtag/trunk/rtl/up_monitor.v
12 Added timing information to the capture content. ash_riple 4464d 17h /bustap-jtag/trunk/rtl/up_monitor.v
11 Added pre-trigger capture. ash_riple 4465d 09h /bustap-jtag/trunk/rtl/up_monitor.v
6 Updated to 2.1. New features added as in doc/Revision History.txt. ash_riple 4476d 09h /bustap-jtag/trunk/rtl/up_monitor.v
5 Created code base for 2.x development.
Now supporting pipelined read/write access. Provided wrapper can be used as an example to connect up_monitor to any bus.
ash_riple 4479d 10h /bustap-jtag/trunk/rtl/up_monitor.v
2 Checked in working code base. ash_riple 4483d 09h /bustap-jtag/trunk/rtl/up_monitor.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.