OpenCores
URL https://opencores.org/ocsvn/bustap-jtag/bustap-jtag/trunk

Subversion Repositories bustap-jtag

[/] [bustap-jtag/] [trunk] - Rev 14

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
14 Changed dec to hex value of triggerPnum. ash_riple 4564d 22h /bustap-jtag/trunk
13 Added minor syntax changes and Linux environment simulation script. ash_riple 4565d 03h /bustap-jtag/trunk
12 Added timing information to the capture content. ash_riple 4565d 11h /bustap-jtag/trunk
11 Added pre-trigger capture. ash_riple 4566d 02h /bustap-jtag/trunk
10 Changed the location/reference/generation of compiler directive file: jtag_sim_define.h, to have better code structure. ash_riple 4571d 08h /bustap-jtag/trunk
9 Added testbench with interactive GUI. Start it from "sim.bat" or "do sim.do".
Virtual JTAG stimulus can only be entered statically before simulation starts.
FIFO operation can be simulated dynamically while simulation is run.
ash_riple 4572d 02h /bustap-jtag/trunk
8 Added fault handling of wrong input length in the GUI. ash_riple 4576d 02h /bustap-jtag/trunk
7 Added references related to "Bus Monitor". ash_riple 4576d 06h /bustap-jtag/trunk
6 Updated to 2.1. New features added as in doc/Revision History.txt. ash_riple 4577d 02h /bustap-jtag/trunk
5 Created code base for 2.x development.
Now supporting pipelined read/write access. Provided wrapper can be used as an example to connect up_monitor to any bus.
ash_riple 4580d 03h /bustap-jtag/trunk
3 Added original article. ash_riple 4580d 06h /bustap-jtag/trunk
2 Checked in working code base. ash_riple 4584d 02h /bustap-jtag/trunk
1 The project and the structure was created root 4584d 16h /bustap-jtag/trunk

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.