OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_22/] [rtl/] [verilog/] [can_bsp.v] - Rev 141

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7399d 17h /can/tags/rel_22/rtl/verilog/can_bsp.v
136 Error counters changed. mohor 7493d 18h /can/tags/rel_22/rtl/verilog/can_bsp.v
130 mbist signals updated according to newest convention markom 7608d 03h /can/tags/rel_22/rtl/verilog/can_bsp.v
129 Error counters changed. mohor 7624d 12h /can/tags/rel_22/rtl/verilog/can_bsp.v
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.		 mohor 7625d 08h /can/tags/rel_22/rtl/verilog/can_bsp.v
125 Synchronization changed, error counters fixed. mohor 7629d 14h /can/tags/rel_22/rtl/verilog/can_bsp.v
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.		 mohor 7657d 02h /can/tags/rel_22/rtl/verilog/can_bsp.v
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7698d 17h /can/tags/rel_22/rtl/verilog/can_bsp.v
110 Fixed according to the linter. mohor 7700d 18h /can/tags/rel_22/rtl/verilog/can_bsp.v
107 Fixed according to the linter. mohor 7700d 19h /can/tags/rel_22/rtl/verilog/can_bsp.v
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.		 tadejm 7707d 07h /can/tags/rel_22/rtl/verilog/can_bsp.v
102 Little fixes (to fix warnings). mohor 7709d 21h /can/tags/rel_22/rtl/verilog/can_bsp.v
100 Synchronization changed. mohor 7713d 23h /can/tags/rel_22/rtl/verilog/can_bsp.v
95 Virtual silicon ram instances added. simons 7719d 12h /can/tags/rel_22/rtl/verilog/can_bsp.v
93 synthesis full_case parallel_case fixed. mohor 7724d 23h /can/tags/rel_22/rtl/verilog/can_bsp.v
90 paralel_case and full_case compiler directives added to case statements. mohor 7725d 20h /can/tags/rel_22/rtl/verilog/can_bsp.v
80 Form error was detected when stuff bit occured at the end of crc. mohor 7729d 18h /can/tags/rel_22/rtl/verilog/can_bsp.v
79 Bit stuffing corrected when stuffing comes at the end of the crc. tadejm 7730d 18h /can/tags/rel_22/rtl/verilog/can_bsp.v
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.		 mohor 7730d 19h /can/tags/rel_22/rtl/verilog/can_bsp.v
75 When switching to tx, sync stage is overjumped. mohor 7735d 18h /can/tags/rel_22/rtl/verilog/can_bsp.v

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.