OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_22/] [rtl/] [verilog/] [can_registers.v] - Rev 104

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.
tadejm 7707d 05h /can/tags/rel_22/rtl/verilog/can_registers.v
102 Little fixes (to fix warnings). mohor 7709d 20h /can/tags/rel_22/rtl/verilog/can_registers.v
93 synthesis full_case parallel_case fixed. mohor 7724d 21h /can/tags/rel_22/rtl/verilog/can_registers.v
92 clkout is clk/2 after the reset. mohor 7725d 06h /can/tags/rel_22/rtl/verilog/can_registers.v
90 paralel_case and full_case compiler directives added to case statements. mohor 7725d 19h /can/tags/rel_22/rtl/verilog/can_registers.v
70 data_out is already registered in the can_top.v file. mohor 7737d 20h /can/tags/rel_22/rtl/verilog/can_registers.v
69 Some features are supported in extended mode only (listen_only_mode...). mohor 7792d 16h /can/tags/rel_22/rtl/verilog/can_registers.v
66 unix. mohor 7818d 14h /can/tags/rel_22/rtl/verilog/can_registers.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.