OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_22/] [rtl/] [verilog/] [can_top.v] - Rev 138

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7479d 17h /can/tags/rel_22/rtl/verilog/can_top.v
130 mbist signals updated according to newest convention markom 7594d 02h /can/tags/rel_22/rtl/verilog/can_top.v
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.		 mohor 7611d 07h /can/tags/rel_22/rtl/verilog/can_top.v
125 Synchronization changed, error counters fixed. mohor 7615d 13h /can/tags/rel_22/rtl/verilog/can_top.v
117 Tristate signal tx_o is separated to tx_o and tx_oen_o. Both signals need
to be joined together on higher level.		 mohor 7651d 22h /can/tags/rel_22/rtl/verilog/can_top.v
110 Fixed according to the linter. mohor 7686d 17h /can/tags/rel_22/rtl/verilog/can_top.v
106 Unused signal removed. mohor 7692d 17h /can/tags/rel_22/rtl/verilog/can_top.v
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.		 tadejm 7693d 06h /can/tags/rel_22/rtl/verilog/can_top.v
102 Little fixes (to fix warnings). mohor 7695d 21h /can/tags/rel_22/rtl/verilog/can_top.v
100 Synchronization changed. mohor 7699d 23h /can/tags/rel_22/rtl/verilog/can_top.v
95 Virtual silicon ram instances added. simons 7705d 11h /can/tags/rel_22/rtl/verilog/can_top.v
81 "chip select" signal cs_can_i is used only when not using WISHBONE
interface.		 mohor 7715d 18h /can/tags/rel_22/rtl/verilog/can_top.v
78 tx_point generated one clk earlier. rx_i registered. Data corrected when
using extended mode.		 mohor 7716d 18h /can/tags/rel_22/rtl/verilog/can_top.v
77 Synchronization is also needed when transmitting a message. mohor 7719d 17h /can/tags/rel_22/rtl/verilog/can_top.v
75 When switching to tx, sync stage is overjumped. mohor 7721d 18h /can/tags/rel_22/rtl/verilog/can_top.v
71 Ports added for the CAN_BIST. mohor 7723d 21h /can/tags/rel_22/rtl/verilog/can_top.v
67 CAN interrupt is active low. mohor 7798d 21h /can/tags/rel_22/rtl/verilog/can_top.v
66 unix. mohor 7804d 15h /can/tags/rel_22/rtl/verilog/can_top.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.