OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_23/] - Rev 161

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
161 New directory structure. root 5608d 03h /can/tags/rel_23
148 This commit was manufactured by cvs2svn to create tag 'rel_23'. 7204d 11h /tags/rel_23
147 Interrupt is always cleared for one clock after the irq register is read.
This fixes problems when CPU is using IRQs that are edge triggered.
igorm 7204d 11h /trunk
145 Arbitration bug fixed. igorm 7204d 16h /trunk
143 Bit acceptance_filter_mode was inverted. igorm 7351d 08h /trunk
141 Core improved to pass all tests with the Bosch VHDL Reference system. igorm 7370d 07h /trunk
140 I forgot to thange one signal name. igorm 7425d 05h /trunk
139 Signal bus_off_on added. igorm 7425d 06h /trunk
138 Header changed. Address latched to posedge. bus_off_on signal added. mohor 7464d 08h /trunk
137 Header changed. mohor 7464d 09h /trunk
136 Error counters changed. mohor 7464d 09h /trunk
135 Header changed. mohor 7464d 09h /trunk
134 Active high/low problem when Altera devices are used. Bug fixed by
Rojhalat Ibrahim.
mohor 7572d 06h /trunk
130 mbist signals updated according to newest convention markom 7578d 17h /trunk
129 Error counters changed. mohor 7595d 02h /trunk
127 Fixing the core to be Bosch VHDL Reference compatible. mohor 7595d 02h /trunk
126 Error counters fixed to be compatible with Bosch VHDL reference model.
Small synchronization changes.
mohor 7595d 22h /trunk
125 Synchronization changed, error counters fixed. mohor 7600d 04h /trunk
124 ALTERA_RAM supported. mohor 7620d 10h /trunk
121 When detecting bus-free, signal bus_free_cnt_en was cleared to zero
although the last sampled bit was zero instead of one.
mohor 7627d 16h /trunk

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.