OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_6/] [rtl/] [verilog/] [can_bsp.v] - Rev 26

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Backup. mohor 7862d 20h /can/tags/rel_6/rtl/verilog/can_bsp.v
25 *** empty log message *** mohor 7862d 22h /can/tags/rel_6/rtl/verilog/can_bsp.v
24 backup. mohor 7867d 12h /can/tags/rel_6/rtl/verilog/can_bsp.v
22 Form error supported. When receiving messages, last bit of the end-of-frame
does not generate form error. Receiver goes to the idle mode one bit sooner.
(CAN specification ver 2.0, part B, page 57).		 mohor 7881d 23h /can/tags/rel_6/rtl/verilog/can_bsp.v
21 Data is stored to fifo at the end of ack stage. mohor 7882d 15h /can/tags/rel_6/rtl/verilog/can_bsp.v
20 CRC checking fixed (when bitstuff occurs at the end of a CRC sequence). mohor 7882d 16h /can/tags/rel_6/rtl/verilog/can_bsp.v
19 RX state machine fixed to receive "remote request" frames correctly. No data bytes are written to fifo when such frames are received. mohor 7882d 22h /can/tags/rel_6/rtl/verilog/can_bsp.v
18 When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo. mohor 7883d 00h /can/tags/rel_6/rtl/verilog/can_bsp.v
16 rx_fifo is now working. mohor 7884d 01h /can/tags/rel_6/rtl/verilog/can_bsp.v
15 Temporary version (backup). mohor 7887d 19h /can/tags/rel_6/rtl/verilog/can_bsp.v
14 rx fifo added. Not 100 % verified, yet. mohor 7888d 15h /can/tags/rel_6/rtl/verilog/can_bsp.v
13 Temporary files (backup). mohor 7888d 22h /can/tags/rel_6/rtl/verilog/can_bsp.v
12 Temp version. mohor 7890d 00h /can/tags/rel_6/rtl/verilog/can_bsp.v
11 Acceptance filter added. mohor 7890d 11h /can/tags/rel_6/rtl/verilog/can_bsp.v
10 Backup version. mohor 7901d 09h /can/tags/rel_6/rtl/verilog/can_bsp.v
9 Header changed, testbench improved to send a frame (crc still missing). mohor 7902d 13h /can/tags/rel_6/rtl/verilog/can_bsp.v
2 Initial mohor 7908d 20h /can/tags/rel_6/rtl/verilog/can_bsp.v

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.