URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_9/] [bench/] [verilog/] [can_testbench.v] - Rev 28

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

From rev	To rev	Max revs

Search for

Rev	Log message	Author	Age	Path
28	Bosch license warning added. Error counters finished. Overload frames still need to be fixed.	mohor	7854d 07h	/can/tags/rel_9/bench/verilog/can_testbench.v
26	Backup.	mohor	7858d 16h	/can/tags/rel_9/bench/verilog/can_testbench.v
25	* empty log message *	mohor	7858d 19h	/can/tags/rel_9/bench/verilog/can_testbench.v
24	backup.	mohor	7863d 08h	/can/tags/rel_9/bench/verilog/can_testbench.v
22	Form error supported. When receiving messages, last bit of the end-of-frame does not generate form error. Receiver goes to the idle mode one bit sooner. (CAN specification ver 2.0, part B, page 57).	mohor	7877d 20h	/can/tags/rel_9/bench/verilog/can_testbench.v
20	CRC checking fixed (when bitstuff occurs at the end of a CRC sequence).	mohor	7878d 12h	/can/tags/rel_9/bench/verilog/can_testbench.v
19	RX state machine fixed to receive "remote request" frames correctly. No data bytes are written to fifo when such frames are received.	mohor	7878d 19h	/can/tags/rel_9/bench/verilog/can_testbench.v
18	When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo.	mohor	7878d 20h	/can/tags/rel_9/bench/verilog/can_testbench.v
17	Addresses corrected to decimal values (previously hex).	mohor	7879d 16h	/can/tags/rel_9/bench/verilog/can_testbench.v
16	rx_fifo is now working.	mohor	7879d 21h	/can/tags/rel_9/bench/verilog/can_testbench.v
15	Temporary version (backup).	mohor	7883d 16h	/can/tags/rel_9/bench/verilog/can_testbench.v
14	rx fifo added. Not 100 % verified, yet.	mohor	7884d 11h	/can/tags/rel_9/bench/verilog/can_testbench.v
11	Acceptance filter added.	mohor	7886d 07h	/can/tags/rel_9/bench/verilog/can_testbench.v
10	Backup version.	mohor	7897d 05h	/can/tags/rel_9/bench/verilog/can_testbench.v
9	Header changed, testbench improved to send a frame (crc still missing).	mohor	7898d 09h	/can/tags/rel_9/bench/verilog/can_testbench.v
8	Testbench define file added. Clock divider register added.	mohor	7898d 17h	/can/tags/rel_9/bench/verilog/can_testbench.v
7	Tripple sampling supported.	mohor	7899d 08h	/can/tags/rel_9/bench/verilog/can_testbench.v
6	Commented lines removed.	mohor	7899d 10h	/can/tags/rel_9/bench/verilog/can_testbench.v
5	Synchronization working.	mohor	7899d 19h	/can/tags/rel_9/bench/verilog/can_testbench.v
2	Initial	mohor	7904d 17h	/can/tags/rel_9/bench/verilog/can_testbench.v

Browse

Tools

Subversion Repositories can

[/] [can/] [tags/] [rel_9/] [bench/] [verilog/] [can_testbench.v] - Rev 28

Filtering Options