OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [tags/] [rel_9/] [bench/] [verilog] - Rev 26

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
26 Backup. mohor 7830d 07h /can/tags/rel_9/bench/verilog
25 *** empty log message *** mohor 7830d 10h /can/tags/rel_9/bench/verilog
24 backup. mohor 7834d 23h /can/tags/rel_9/bench/verilog
22 Form error supported. When receiving messages, last bit of the end-of-frame
does not generate form error. Receiver goes to the idle mode one bit sooner.
(CAN specification ver 2.0, part B, page 57).		 mohor 7849d 11h /can/tags/rel_9/bench/verilog
20 CRC checking fixed (when bitstuff occurs at the end of a CRC sequence). mohor 7850d 03h /can/tags/rel_9/bench/verilog
19 RX state machine fixed to receive "remote request" frames correctly. No data bytes are written to fifo when such frames are received. mohor 7850d 10h /can/tags/rel_9/bench/verilog
18 When a frame with "remote request" is received, no data is stored to fifo, just the frame information (identifier, ...). Data length that is stored is the received data length and not the actual data length that is stored to fifo. mohor 7850d 11h /can/tags/rel_9/bench/verilog
17 Addresses corrected to decimal values (previously hex). mohor 7851d 07h /can/tags/rel_9/bench/verilog
16 rx_fifo is now working. mohor 7851d 12h /can/tags/rel_9/bench/verilog
15 Temporary version (backup). mohor 7855d 06h /can/tags/rel_9/bench/verilog
14 rx fifo added. Not 100 % verified, yet. mohor 7856d 02h /can/tags/rel_9/bench/verilog
13 Temporary files (backup). mohor 7856d 10h /can/tags/rel_9/bench/verilog
11 Acceptance filter added. mohor 7857d 22h /can/tags/rel_9/bench/verilog
10 Backup version. mohor 7868d 20h /can/tags/rel_9/bench/verilog
9 Header changed, testbench improved to send a frame (crc still missing). mohor 7870d 00h /can/tags/rel_9/bench/verilog
8 Testbench define file added. Clock divider register added. mohor 7870d 08h /can/tags/rel_9/bench/verilog
7 Tripple sampling supported. mohor 7870d 23h /can/tags/rel_9/bench/verilog
6 Commented lines removed. mohor 7871d 01h /can/tags/rel_9/bench/verilog
5 Synchronization working. mohor 7871d 10h /can/tags/rel_9/bench/verilog
2 Initial mohor 7876d 08h /can/tags/rel_9/bench/verilog

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.