OpenCores
URL https://opencores.org/ocsvn/can/can/trunk

Subversion Repositories can

[/] [can/] [trunk/] [rtl] - Rev 112

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
112 Tx and rx length are limited to 8 bytes regardless to the DLC value. tadejm 7761d 10h /can/trunk/rtl
111 Fixed according to the linter.
Case statement for data_out joined.
mohor 7763d 10h /can/trunk/rtl
110 Fixed according to the linter. mohor 7763d 10h /can/trunk/rtl
109 Fixed according to the linter. mohor 7763d 12h /can/trunk/rtl
108 Fixed according to the linter. mohor 7763d 12h /can/trunk/rtl
107 Fixed according to the linter. mohor 7763d 12h /can/trunk/rtl
106 Unused signal removed. mohor 7769d 10h /can/trunk/rtl
104 Synchronization fixed. In some strange cases it didn't work according to
the VHDL reference model.
tadejm 7770d 00h /can/trunk/rtl
102 Little fixes (to fix warnings). mohor 7772d 14h /can/trunk/rtl
100 Synchronization changed. mohor 7776d 16h /can/trunk/rtl
99 PCI_BIST replaced with CAN_BIST. mohor 7776d 16h /can/trunk/rtl
97 Overrun fifo implemented with FFs, because it is not possible to create such a memory. simons 7782d 03h /can/trunk/rtl
95 Virtual silicon ram instances added. simons 7782d 05h /can/trunk/rtl
93 synthesis full_case parallel_case fixed. mohor 7787d 16h /can/trunk/rtl
92 clkout is clk/2 after the reset. mohor 7788d 00h /can/trunk/rtl
90 paralel_case and full_case compiler directives added to case statements. mohor 7788d 13h /can/trunk/rtl
88 Previous change removed. When resynchronization occurs we go to seg1
stage. sync stage does not cause another start of seg1 stage.
mohor 7789d 11h /can/trunk/rtl
87 When hard_sync or resync occure we need to go to seg1 segment. Going to
sync segment is in that case blocked.
mohor 7789d 11h /can/trunk/rtl
85 Typo fixed. mohor 7791d 03h /can/trunk/rtl
84 clk_cnt reduced from [8:0] to [6:0]. mohor 7792d 10h /can/trunk/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.