OpenCores
URL https://opencores.org/ocsvn/copyblaze/copyblaze/trunk

Subversion Repositories copyblaze

[/] [copyblaze/] [trunk/] [copyblaze/] [sim/] [rtl_sim/] [src] - Rev 60

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
60 PRJ:
- directory reorganisation
ameziti 4606d 16h /copyblaze/trunk/copyblaze/sim/rtl_sim/src
41 SIM:
- Update the wb_uart to a 8 bit system
- use ulogic
ameziti 4617d 04h /copyblaze/trunk/copyblaze/sim/rtl_sim/src
34 SIM:
- wisbone:
- add testbench for testing wishbone timer.
ameziti 4618d 13h /copyblaze/trunk/copyblaze/sim/rtl_sim/src
29 SIM:
- wishbone :
- add constants value of the address of wg_gpio_08 internal registers
ameziti 4619d 03h /copyblaze/trunk/copyblaze/sim/rtl_sim/src
23 SIM:
- test the read wishbone instruction
ameziti 4619d 04h /copyblaze/trunk/copyblaze/sim/rtl_sim/src
16 DEV:
- wishbone : add wishbone components
ameziti 4621d 20h /copyblaze/trunk/copyblaze/sim/rtl_sim/src
2 Import of the copyBlaze project. ameziti 4625d 20h /copyblaze/trunk/copyblaze/sim/rtl_sim/src

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.