OpenCores
URL https://opencores.org/ocsvn/cpu_lecture/cpu_lecture/trunk

Subversion Repositories cpu_lecture

[/] [cpu_lecture/] [trunk/] [src] - Rev 25

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
25 uart transmitter state handling improved jsauermann 5236d 20h /cpu_lecture/trunk/src
24 write updated SP in interrupt opcode jsauermann 5260d 18h /cpu_lecture/trunk/src
23 fixed bugs in interrupt vector jsauermann 5261d 21h /cpu_lecture/trunk/src
22 aligned I/O port numbers to real mega8 jsauermann 5262d 03h /cpu_lecture/trunk/src
21 fixed bug in Sign bit computation for SUB and CP instructions jsauermann 5263d 21h /cpu_lecture/trunk/src
20 readability of 95xx instructions improved jsauermann 5295d 18h /cpu_lecture/trunk/src
19 another bug in the decoding of two-cycle instructions fixed jsauermann 5295d 18h /cpu_lecture/trunk/src
18 fixed a bug that caused double execution of some 95xx instructions jsauermann 5298d 20h /cpu_lecture/trunk/src
17 fixed missing carry flag for ROR instruction jsauermann 5302d 18h /cpu_lecture/trunk/src
16 fixed missing RD_M signal for IN instruction jsauermann 5311d 20h /cpu_lecture/trunk/src
15 fixed SP auto inc/dec problem jsauermann 5311d 22h /cpu_lecture/trunk/src
14 fixed wrong Q_RSEL for LDD instruction jsauermann 5313d 18h /cpu_lecture/trunk/src
13 fixed fault in LDD/STD decoding jsauermann 5314d 18h /cpu_lecture/trunk/src
12 fixed bug in decoding of I/O address for SP jsauermann 5315d 18h /cpu_lecture/trunk/src
11 fixed fault is BSET/BCLR instruction jsauermann 5317d 18h /cpu_lecture/trunk/src
10 wait decoder fault fixed jsauermann 5318d 00h /cpu_lecture/trunk/src
6 support multiple port sizes in make_mem jsauermann 5319d 02h /cpu_lecture/trunk/src
2 initial check-in jsauermann 5323d 20h /cpu_lecture/trunk/src

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.