OpenCores
URL https://opencores.org/ocsvn/csa/csa/trunk

Subversion Repositories csa

[/] [csa] - Rev 52

Rev

Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
52 add the macro DEBUG_OUTPUT for the general debug information output simon111 5158d 13h /csa
51 remove the using to iverilog and veriwell simon111 5508d 15h /csa
50 add some documents simon111 5509d 06h /csa
49 group_decrypt module simulate success simon111 5515d 03h /csa
48 improve key_schedule module simon111 5520d 03h /csa
47 add bin prepare function simon111 5520d 06h /csa
46 delete key_comupter module and testbench simon111 5520d 13h /csa
45 improve makefile simon111 5522d 08h /csa
44 improve some module , strip warnings simon111 5524d 03h /csa
43 improve group_decrypt module simon111 5524d 05h /csa
42 add group_decrypt module simon111 5524d 11h /csa
41 add three moudule ts_serial_out ts_sync key_cnt simon111 5525d 00h /csa
40 add timescale.v file and fix a bug in key_schedule module simon111 5525d 04h /csa
39 add usb controler module simon111 5525d 08h /csa
38 improve the ledseg control module
the register h must be 2bits width
simon111 5526d 02h /csa
37 improve write_data systemcall, simon111 5526d 07h /csa
36 improve read_date vpi sytemcall, add offset and size argument simon111 5526d 08h /csa
35 csa cli support binary test data simon111 5526d 13h /csa
34 add binary test date (only sw_sim now ) simon111 5526d 15h /csa
33 improve ledseg controler module simon111 5527d 03h /csa

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.