OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2/] [rtl] - Rev 77

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
77 MBIST chain connection fixed. mohor 7555d 19h /dbg_interface/tags/asyst_2/rtl
73 CRC logic changed. mohor 7555d 21h /dbg_interface/tags/asyst_2/rtl
71 Mbist support added. simons 7558d 04h /dbg_interface/tags/asyst_2/rtl
67 Lower two address lines must be always zero. simons 7590d 23h /dbg_interface/tags/asyst_2/rtl
65 WB_CNTL register added, some syncronization fixes. simons 7591d 23h /dbg_interface/tags/asyst_2/rtl
63 Three more chains added for cpu debug access. simons 7611d 23h /dbg_interface/tags/asyst_2/rtl
61 Lapsus fixed. simons 7639d 23h /dbg_interface/tags/asyst_2/rtl
59 Reset value for riscsel register set to 1. simons 7640d 00h /dbg_interface/tags/asyst_2/rtl
57 Multiple cpu support added. simons 7640d 01h /dbg_interface/tags/asyst_2/rtl
53 Trst active high. Inverted on higher layer. mohor 7906d 23h /dbg_interface/tags/asyst_2/rtl
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7906d 23h /dbg_interface/tags/asyst_2/rtl
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7934d 11h /dbg_interface/tags/asyst_2/rtl
47 mon_cntl_o signals that controls monitor mux added. mohor 8089d 23h /dbg_interface/tags/asyst_2/rtl
46 Asynchronous reset used instead of synchronous. mohor 8098d 05h /dbg_interface/tags/asyst_2/rtl
45 tdo_padoen_o changed to tdo_padoe_o. Signal is active high. mohor 8105d 00h /dbg_interface/tags/asyst_2/rtl
44 Signal names changed to lower case. mohor 8105d 00h /dbg_interface/tags/asyst_2/rtl
43 Intentional error removed. mohor 8110d 00h /dbg_interface/tags/asyst_2/rtl
42 A block for checking possible simulation/synthesis missmatch added. mohor 8110d 02h /dbg_interface/tags/asyst_2/rtl
41 Function changed to logic because of some synthesis warnings. mohor 8117d 23h /dbg_interface/tags/asyst_2/rtl
40 Signal tdo_padoe_o changed back to tdo_padoen_o. mohor 8131d 23h /dbg_interface/tags/asyst_2/rtl

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.