OpenCores
URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [asyst_2] - Rev 81

Rev

Go to most recent revision | Details | Compare with Previous | Blame

Filtering Options

Clear current filter

Rev Log message Author Age Path
81 New directory structure. New version of the debug interface.
Files that are not needed removed.		 mohor 7495d 04h /dbg_interface/tags/asyst_2
80 New version of the debug interface. Not finished, yet. mohor 7495d 05h /dbg_interface/tags/asyst_2
77 MBIST chain connection fixed. mohor 7556d 01h /dbg_interface/tags/asyst_2
75 Simulation files. mohor 7556d 02h /dbg_interface/tags/asyst_2
74 Removed. mohor 7556d 03h /dbg_interface/tags/asyst_2
73 CRC logic changed. mohor 7556d 03h /dbg_interface/tags/asyst_2
71 Mbist support added. simons 7558d 09h /dbg_interface/tags/asyst_2
70 A pdf copy of existing doc document. simons 7565d 11h /dbg_interface/tags/asyst_2
69 WBCNTL added, multiple CPU support described. simons 7586d 00h /dbg_interface/tags/asyst_2
67 Lower two address lines must be always zero. simons 7591d 05h /dbg_interface/tags/asyst_2
65 WB_CNTL register added, some syncronization fixes. simons 7592d 04h /dbg_interface/tags/asyst_2
63 Three more chains added for cpu debug access. simons 7612d 05h /dbg_interface/tags/asyst_2
61 Lapsus fixed. simons 7640d 05h /dbg_interface/tags/asyst_2
59 Reset value for riscsel register set to 1. simons 7640d 05h /dbg_interface/tags/asyst_2
57 Multiple cpu support added. simons 7640d 07h /dbg_interface/tags/asyst_2
56 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7907d 03h /dbg_interface/tags/asyst_2
55 Revision 1.6. Trst changed to active high !!!. In order to be compliant with the
standard, reset needs to be negated on the upper layer.		 mohor 7907d 03h /dbg_interface/tags/asyst_2
53 Trst active high. Inverted on higher layer. mohor 7907d 04h /dbg_interface/tags/asyst_2
52 Trst signal is not inverted here any more. Inverted on higher layer !!!. mohor 7907d 05h /dbg_interface/tags/asyst_2
51 WISHBONE Scan Chain is changed to reflect state of the WISHBONE access (WBInProgress bit added). Internal counter is used (counts 256 wb_clk cycles) and when counter exceeds that value, wb_cyc_o is negated. mohor 7934d 16h /dbg_interface/tags/asyst_2

1 2 Next >

Show All

powered by: WebSVN 2.1.0

© copyright 1999-2024 OpenCores.org, equivalent to Oliscience, all rights reserved. OpenCores®, registered trademark.