URL https://opencores.org/ocsvn/dbg_interface/dbg_interface/trunk

Subversion Repositories dbg_interface

[/] [dbg_interface/] [tags/] [highland_ver1/] - Rev 158

Rev	Log message	Author	Age	Path
158		root	5630d 04h	/dbg_interface/tags/highland_ver1
133	This commit was manufactured by cvs2svn to create tag 'highland_ver1'.		7452d 06h	/tags/highland_ver1
132	Documentation updated. Many missing things added.	igorm	7452d 06h	/trunk
131	Documentation updated. Many missing things added.	igorm	7452d 07h	/trunk
129	New documentation.	mohor	7494d 05h	/trunk
128	Defines WISHBONE_SUPPORTED and CPU_SUPPORTED added. By default both are turned on.	mohor	7496d 13h	/trunk
126	run_sim.scr renamed to run_sim for VATS.	mohor	7499d 13h	/trunk
124	Display for VATS added.	mohor	7501d 09h	/trunk
123	All flipflops are reset.	mohor	7501d 09h	/trunk
121	Port signals are all set to zero after reset.	mohor	7504d 10h	/trunk
120	test stall_test added.	mohor	7504d 12h	/trunk
119	cpu_stall_o activated as soon as bp occurs.	mohor	7504d 13h	/trunk
117	Define name changed.	mohor	7506d 09h	/trunk
116	Data latching changed when testing WB.	mohor	7506d 09h	/trunk
115	More debug data added.	mohor	7506d 13h	/trunk
114	CRC generation iand verification in bench changed.	mohor	7506d 14h	/trunk
113	IDCODE test improved.	mohor	7506d 15h	/trunk
112	dbg_tb_defines.v not used.	mohor	7507d 10h	/trunk
111	Define tap_defines.v added to test bench.	mohor	7507d 10h	/trunk
110	Waiting for "ready" improved.	mohor	7507d 11h	/trunk